

TTL  
MSI

# TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

BULLETIN NO. DL S 7612466, OCTOBER 1976

- High  $V_{OH} \dots 3.65 \text{ V Min (74LS)}$
- Choice of 8 Latches or 8 D-Type Flip-Flops In a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel-Access for Loading and Reloading
- Buffered Control Inputs
- Clock/Enable Input Has Hysteresis to Improve Noise Rejection and P-N-P Inputs To Reduce D-C Loading
- SN54LS373/SN74LS373 and SN54LS374/SN74LS374 Are Similar But Have Standard  $V_{OH}$  of 2.4 V Min

'LS363  
FUNCTION TABLE

OUTPUT CONTROL	ENABLE G	D	OUTPUT
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

'LS364  
FUNCTION TABLE

OUTPUT CONTROL	CLOCK	D	OUTPUT
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	L	X	$Q_0$
H	X	X	Z

See explanation of function tables on page 3-8.

## description


These 8-bit registers feature totem-pole three-state outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance third state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS363 are transparent D-type latches meaning that while the enable (G) is high the Q outputs will follow the data (D) inputs. When the enable is taken low the outputs will be latched at the level of the data that was setup.


The eight flip-flops of the 'LS364 are edge-triggered D-type flip-flops. On the positive transition of the clock the Q output will be set to the logic state that was setup at the D input. The 'LS363 is particularly useful for interfacing to MOS logic where a higher than normal  $V_{OH}$  level is desirable such as that required by the TMS 8080A microprocessor.

Schmitt-trigger buffered inputs at the enable ('LS363) and clock ('LS364) lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus line significantly.

SN54LS363 ... J PACKAGE  
SN74LS363 ... J OR N PACKAGE  
(TOP VIEW)



SN54LS364 ... J PACKAGE  
SN74LS364 ... J OR N PACKAGE  
(TOP VIEW)





# TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†	SN54LS'			SN74LS'			UNIT
		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
V <sub>IH</sub>	High-level input voltage	2			2			V
V <sub>IL</sub>	Low-level input voltage			0.7			0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA					-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub> , I <sub>OH</sub> = MAX			3.45		3.65	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = V <sub>ILmax</sub>		I <sub>OL</sub> = 12 mA	0.25	0.4	0.25	0.4
				I <sub>OL</sub> = 24 mA			0.35	0.5
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 3.65 V				20		20
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.4 V				-20		-20
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 7 V				0.1		0.1
I <sub>IH</sub>	High-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V				20		20
I <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V				-400		-400
I <sub>OS</sub>	Short-circuit output current§	V <sub>CC</sub> = MAX			-30	-130	-30	-130
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX, Output control at 4.5 V			42	70	42	70

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	'LS363			'LS364			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>			C <sub>L</sub> = 45 pF, R <sub>L</sub> = 667 Ω, See Notes 2 and 3				35	50		MHz
t <sub>PLH</sub>	Data	Any Q		15	23					ns
t <sub>PHL</sub>				18	27					
t <sub>PLH</sub>	Clock or enable	Any Q		19	30	21	33			ns
t <sub>PHL</sub>				24	36	22	34			
t <sub>PZH</sub>	Output Control	Any Q		16	28	16	28			ns
t <sub>PZL</sub>			22	36	22	36				
t <sub>PHZ</sub>	Output Control	Any Q	C <sub>L</sub> = 5 pF, R <sub>L</sub> = 667 Ω, See Note 3			12	20	10	18	ns
t <sub>PLZ</sub>			16	25	14	24				

NOTES: 2. Maximum clock frequency is tested with all outputs loaded.

3. See load circuits and waveforms on page 3-11.

f<sub>max</sub> ≡ maximum clock frequency

t<sub>PLH</sub> ≡ propagation delay time, low-to-high-level output

t<sub>PHL</sub> ≡ propagation delay time, high-to-low-level output

t<sub>PZH</sub> ≡ output enable time to high level

t<sub>PZL</sub> ≡ output enable time to low level

t<sub>PHZ</sub> ≡ output disable time from high level

t<sub>PLZ</sub> ≡ output disable time from low level




### DESIGN GOAL

1076 This page provides tentative information on a product in the developmental stage. Texas Instruments reserves the right to change or discontinue this product without notice.

**TEXAS INSTRUMENTS**  
INCORPORATED  
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# TYPES SN54LS363, SN54LS364, SN74LS363, SN74LS364 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

## TYPICAL APPLICATION DATA



This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.DatasheetCatalog.com)

Datasheets for electronic components.

# Texas Instruments

<http://www.ti.com>

This file is the datasheet for the following electronic components:

SN74LS364 - <http://www.ti.com/product/sn74ls364?HQS=TI-null-null-dscatalog-df-pf-null-ww>

SN74LS363 - <http://www.ti.com/product/sn74ls363?HQS=TI-null-null-dscatalog-df-pf-null-ww>